

## Effect of frequency and bias voltage on the electrical and dielectric properties of atomic layer deposited Al/Al<sub>2</sub>O<sub>3</sub>/p-Si MOS structure at room temperature

Anu Philip<sup>1,2</sup>, Subin Thomas<sup>1</sup>, R Nisha<sup>1</sup> & K Rajeev Kumar<sup>1\*</sup>

<sup>1</sup>Department of Instrumentation, Cochin University of Science and Technology, Cochin 682 022, Kerala, India

<sup>2</sup>Department of Physics, Bharath Matha College, Thrikkakara, Cochin, Kerala, India

\*E-mail: rajeev@cusat.ac.in

Received 22 May 2013; revised 9 March 2015; accepted 17 April 2015

In the present work, the effect of frequency and bias voltage on electrical and dielectric properties of Al/Al<sub>2</sub>O<sub>3</sub>/p-Si structure in which Al<sub>2</sub>O<sub>3</sub> dielectric layer is deposited by ALD using TMA and water as precursors, has been studied. The parameters were extracted from C-V and G-V characteristics by varying frequency from 50kHz to 1MHz at room temperature. Experimental results show that dielectric constant ( $\epsilon'$ ), dielectric loss ( $\epsilon''$ ) and dielectric loss tangent ( $\tan \delta$ ) decrease with increasing frequency, while *ac* conductivity ( $\sigma_{ac}$ ) increases with increasing frequency. It is also observed that interface states density, series resistance and thickness of dielectric layer are major parameters which influence electrical and dielectric properties of MOS structure. The present results indicate that ALD films have low interface states density values and show superior properties than samples prepared by other techniques and are promising for future applications.

**Keywords:** MOS, Al<sub>2</sub>O<sub>3</sub>, Dielectric properties, Electrical properties

### 1 Introduction

Metal-oxide-semiconductor (MOS) type structures play a crucial role in many devices especially in microelectronics and optoelectronics applications. In recent years, there has been a growing interest in metal oxides as dielectric materials for stable capacitors in integrated electronic circuits. Study of MOS structure provides an insight into semiconductor surface conditions during device operation. Numerous studies have been conducted and various models were developed for understanding the behaviour of oxide-semiconductor interface and the current transport mechanisms in MOS capacitors<sup>1-3</sup>. It is essential to design and manufacture the better-quality, long-lived and faster Schottky and MOS structures like capacitors, diodes, transistors and integrated circuits. The performance and reliability of these devices are strongly dependent on the formation of insulator layer (native or deposited), interface states (N<sub>ss</sub>) localized at the semiconductor-insulator interface and the series resistance (R<sub>s</sub>). The electrical and dielectric properties of these devices strongly depend on applied voltage and frequency. Hence, an understanding of the effect of frequency and bias voltage on the electrical and dielectric properties is very much crucial for designing MOS devices.

In general, there are several possible sources of error that have to be taken into account which cause deviations of the electrical and dielectric properties of

MOS capacitors from ideal behaviour. These include the effects of insulator layer, interface state density (N<sub>ss</sub>), series resistance and formation of barrier height. At high-frequencies (such that the carrier life time  $\tau$  is much larger than  $1/\omega$ ), the charges at the interface states cannot follow an *ac* signal, whereas at low-frequencies they can easily follow the signal. Therefore, the dependence of electrical and dielectric properties on frequency is very crucial while considering the accuracy and reliability of such devices<sup>4-8</sup>.

Atomic layer deposition (ALD) has emerged as the technique of choice for the deposition of ultra thin conformal films for gate oxide as well as many other microelectronic applications. Accurate and simple thickness control is possible with ALD due to its self limiting surface reactions. ALD deposited films are typically very flat and the surface quality is extremely good<sup>9-11</sup>. In addition, the ALD technique allows film deposition at modest or low temperatures as compared to chemical vapour deposition (CVD) technique.

Al<sub>2</sub>O<sub>3</sub> has much more favourable optical, electrical and dielectric properties. Al<sub>2</sub>O<sub>3</sub> is considered as an excellent dielectric because of its large band gap (9 eV) as compared to other metal oxides and large band offsets with silicon. It also serves as a good diffusion barrier. Though Al<sub>2</sub>O<sub>3</sub> has relatively low dielectric constant (~9) value as compared to other high-k materials, this is more than twice that of the

widely used  $\text{SiO}_2$  which has a dielectric constant of 3.9. Further, aluminium oxide is considered as a technologically attractive material because of its superior thermal and chemical stability on silicon.

In the present work, thin films of  $\text{Al}_2\text{O}_3$  were prepared by atomic layer deposition and the effect of bias voltage and frequency on the electrical and dielectric properties of  $\text{Al}/\text{Al}_2\text{O}_3/\text{p-Si}$  structure has been studied.

## 2 Experimental Details

MOS structures ( $\text{Al}/\text{Al}_2\text{O}_3/\text{Si}$ ) were fabricated on *p*-type (100) silicon wafer having resistivity of 1-100 ohm-cm. For fabrication process, the Si wafer was cleaned by the standard RCA method<sup>12</sup>. Cleaned wafers were immediately transferred to the ALD chamber. Trimethyl aluminium (TMA) and water were used as precursors and high purity nitrogen as carrier gas. In the ALD chamber, the film growth took place in a 'cyclic manner' at a pressure of 0.480 mbar. One cycle consisted of four consecutive steps: (1) exposure to the precursor which contain metal, (2) nitrogen purge, (3) exposure to  $\text{H}_2\text{O}$  and (4) nitrogen purge. With process optimized, each growth cycle took 33 s. It was observed that thickness of the  $\text{Al}_2\text{O}_3$  layer increases at a linear rate of 1.2 Å/cycle at a deposition temperature of 225°C. Details of the deposition system and the growth models are given elsewhere<sup>13,14</sup>.

Thickness of  $\text{Al}_2\text{O}_3$  layer was estimated from the measurement of the oxide capacitance at the strong accumulation region of MOS structure<sup>1</sup>. This thickness and refractive index of the deposited layers were also cross verified with spectroscopic ellipsometer (J. A Woollan Co. M 2000U) measurements. In the present study, samples of thickness 58 Å were used. Circular dots of 400 μm

diameter and 1000 Å thick aluminium contacts were deposited on the dielectric surface through a metal shadow mask by thermal evaporation at a vacuum of  $10^{-5}$  mbar. Back contacts of high purity aluminium layers were also deposited by thermal evaporation on the backside of the wafer after etching the back side oxide by buffered HF dip. Fabricated structures were annealed at 400°C in forming gas ( $\text{H}_2/\text{N}_2$ ) for one hour. The capacitance-voltage (*C-V*) and conductance-voltage (*G-V*) measurements were carried out in the frequency range 50 kHz-1 MHz, respectively using a Fluke PM6306 programmable RCL meter with varying test signal of 50 mVrms. All measurements were carried out with the help of a computer through an IEEE 488 interface and ADC card at room temperature.

## 3 Results and Discussion

### 3.1 Electrical properties

The electrical and dielectric properties of MOS structures have been studied from *C-V* and *G-V* characteristics by varying frequency from 50 kHz- 1 MHz. RCL meter was controlled by a data acquisition software program. The conductance technique<sup>1,3</sup> is based on the conductance losses resulting from the exchange of majority carriers at the interface and majority carrier band of the semiconductor when a small *ac* signal is applied to the metal-oxide-semiconductor (MOS) structures. The applied *ac* signal causes the Fermi level to oscillate about the mean position governed by the *dc* bias.

Figure 1 shows the *C-V* and *G/ω-V* characteristics for  $\text{Al}/\text{Al}_2\text{O}_3/\text{Si}$  structure at different frequencies. The overall behaviour is indeed that of an MOS device with distinct regions of accumulation, depletion and inversion. The values of capacitance and conductance




Fig. 1 — Frequency dependence of (a) *C-V* and (b) *G/ω-V* characteristics of  $\text{Al}/\text{Al}_2\text{O}_3/\text{p-Si}$  MOS structure at room temperature

depend on the bias voltage and frequency (Fig. 1). The measured values of  $C$  and  $G/\omega$  at accumulation and depletion region decrease with increasing frequency. This is an indication of the presence of interface states ( $N_{ss}$ ) localized at semiconductor/oxide interface. The capacitance of such an inhomogeneous layer at the semiconductor/oxide interface acts in series with the oxide capacitance causing frequency dispersion<sup>1</sup>. This is due to the fact that at lower frequencies, the interface states can follow the  $ac$  signal and yield an excess frequency dependent capacitance. In high frequency region since the interface states cannot follow the  $ac$  signal, the contribution of interface state capacitance to the total capacitance is negligibly small<sup>1,15</sup>. Thus, increase in capacitance towards low-frequency in the accumulation region can be considered to be due to interfacial space charge formation<sup>15,16</sup>.

At a given frequency, most of the errors in the  $C-V$  and  $G/\omega-V$  characteristics are due to series resistance ( $R_s$ ) occurring in the strong accumulation region and a portion of the depletion region. The error can be minimized by measuring the  $R_s$  and applying a correction to the measured  $C$  and  $G/\omega$  values before the desired information is extracted<sup>1</sup>. When the MOS structure is biased into strong accumulation, the frequency-dependent properties of MOS devices can be described via the complex impedance. Series resistance is the real part of complex impedance<sup>1,15</sup> as:

$$R_s = \frac{G_{ma}}{G_{ma}^2 + (\omega C_{ma})^2} \quad \dots(1)$$

where  $C_{ma}$  and  $G_{ma}$  are the measured capacitance and conductance, respectively. The capacitance of the interfacial oxide layer ( $C_{ox}$ ) is obtained as:

$$C_{ox} = C_{ma} \left[ 1 + \left( \frac{G_{ma}}{\omega C_{ma}} \right)^2 \right] \quad \dots(2)$$

Figure 2 shows the variation of  $R_s$  as a function of bias voltage in the frequency range 50 kHz-1 MHz and  $R_s$  has a peak value. Peak position shifts towards negative bias voltage from  $-0.4$  V to  $-0.9$  V as the frequency increases from 50 kHz to 1 MHz. It can also be observed that as the frequency increases peak value decreases and almost disappears at high frequencies ( $>500$  kHz). Such behaviour of  $R_s$  is attributed to the particular distribution of localized  $N_{ss}$  at Si/ $Al_2O_3$  interface states and the insulator layer




Fig. 2—Variation of  $R_s$  of Al/ $Al_2O_3$ /p-Si structure as a function of the bias voltage at varied frequencies

at the Al/p-Si interface. This type of behaviour is reported in the case of Al/ $TiO_2$ /p-Si structure<sup>15,30</sup> also.

**3.2 Dielectric properties**

Dielectric contact ( $\epsilon'$ ), dielectric loss ( $\epsilon''$ ), loss tangent ( $\tan\delta$ ),  $ac$  electrical conductivity ( $\sigma_{ac}$ ) and electric modulus were calculated from the knowledge of capacitance and conductance of Al/ $Al_2O_3$ /p-Si (MOS) structure in the frequency range 50 kHz-1 MHz at room temperature.

The complex permittivity<sup>17,18</sup> can be written as:

$$\epsilon^* = \epsilon' - i\epsilon'' \quad \dots(3)$$

where  $\epsilon'$  and  $\epsilon''$  are the real and the imaginary part of complex permittivity, respectively and  $i$  is the root of  $-1$ . The complex permittivity formalism has been employed to describe the electrical and dielectric properties of  $Al_2O_3$ . The relation ship between  $\epsilon^*$  and admittance  $Y^*$  is given as:

$$\epsilon^* = \frac{Y^*}{j\omega C_0} = \frac{C}{C_0} - i \frac{G}{\omega C_0} \quad \dots(4)$$

where  $C$  and  $G$  are the measured capacitance and conductance of the dielectric material, respectively and  $\omega$  the angular frequency ( $\omega = 2\pi f$ ) of the applied electric field<sup>20</sup>. The real part of the complex permittivity-the dielectric constant ( $\epsilon'$ ) at the various frequencies is calculated using the measured capacitance values at the strong accumulation region<sup>19,20</sup> from the relation.

$$\epsilon' = \frac{c}{c_0} = \frac{cd_{ox}}{\epsilon_0 A} \quad \dots(5)$$

where  $C_o$  is capacitance of an empty capacitor,  $A$  the electrode contact area,  $d_{ox}$  the  $Al_2O_3$  layer thickness and  $\epsilon_0$  is the permittivity of free space ( $\epsilon_0=8.85 \times 10^{-14}$  F/cm). In strong accumulation region, the maximum capacitance of the MOS structure corresponds to oxide capacitance ( $C_{ox}$ ). The imaginary part of the complex permittivity-the dielectric loss ( $\epsilon''$ ), at various frequencies is calculated using the measured conductance values from the relation,

$$\epsilon'' = \frac{G}{\omega C_o} = \frac{G d_{ox}}{\epsilon_0 \omega A} \quad \dots(6)$$

The loss tangent ( $\tan \delta$ ) can be expressed<sup>17,20</sup> as follows :

$$\tan \delta = \frac{\epsilon''}{\epsilon'} \quad \dots(7)$$

The *ac* electrical conductivity ( $\sigma_{ac}$ ) of the dielectric material<sup>17,21,23</sup> is given by the following equation :

$$\sigma_{ac} = \omega C \left( \frac{d_{ox}}{A} \right) \tan \delta = \epsilon'' \omega \epsilon_0 \quad \dots(8)$$

The complex impedance ( $Z^*$ ) and complex electric modulus ( $M^*$ ) formalisms were discussed by various authors with regard to the analysis of dielectric materials<sup>20,24</sup>. Analysis of the complex permittivity ( $\epsilon^*$ ) data within the  $Z^*$  formalism ( $Z^* = 1/Y^* = 1/\omega C \epsilon^*$ ) is commonly used to separate the bulk and the surface phenomena and to determine the bulk *dc* conductivity of the material<sup>22,23</sup>. The complex permittivity ( $\epsilon^*$ ) data were transformed into the  $M^*$  formalism using the following relation:

$$M^* = \frac{1}{\epsilon^*} = M' + iM'' = \frac{\epsilon'}{\epsilon'^2 + \epsilon''^2} + i \frac{\epsilon''}{\epsilon'^2 + \epsilon''^2} \quad \dots(9)$$

The frequency dependence of the  $\epsilon'$ ,  $\epsilon''$  and  $\tan \delta$  of  $Al/Al_2O_3/p$ -Si structure at different voltages is shown in Fig. 3 (a, b and c), respectively. The values of the  $\epsilon'$ ,  $\epsilon''$  and  $\tan \delta$  calculated from the measured capacitance and conductance values were found to be strong functions of applied voltage, especially at low frequencies. Also, it is evident from Fig. 3 that the values of  $\epsilon'$ ,  $\epsilon''$  and  $\tan \delta$  are almost independent of voltage at high frequencies. In principle at low




Fig. 3—Frequency dependence of (a) dielectric constant, (b) dielectric loss and (c) loss tangent of  $Al/Al_2O_3/p$ -Si structure at room temperature

frequencies, all the four types of polarization processes i.e., the electronic, ionic, dipolar, and interfacial or surface polarization contribute to the values<sup>3,24,25</sup> of  $\epsilon'$  and  $\tan \delta$ .

At accumulation region, the values of  $\epsilon'$ , and  $\epsilon''$  were found to be as 9.85 and 58.03, 8.19 and 13.08, 5.85 and 3.81 at 50 kHz, 100 kHz and 1 MHz, respectively. On increasing the frequency, the contributions of the interfacial, dipolar or the ionic polarization become ineffective leaving behind only the electronic part. The values of  $\epsilon'$ ,  $\epsilon''$  and  $\tan \delta$  decrease as the frequency is increased. It is explained by the fact that as the frequency is raised, the interfacial dipoles have less time to orient themselves




Fig. 4—Frequency dependence of *ac* conductivity of Al/Al<sub>2</sub>O<sub>3</sub>/p-Si structure at room temperature. The inset shows dielectric loss as a function of frequency




Fig. 5—Real part  $M'$  and imaginary part  $M''$  of electronic modulus  $M^*$  versus frequency of Al/Al<sub>2</sub>O<sub>3</sub>/p-Si structure at room temperature

in the direction of the alternating field<sup>26-29</sup>. Especially, in the high frequency range, the value of  $\epsilon'$  becomes closer to  $\epsilon''$ . The carrier lifetime of interface trapped charges ( $\tau$ ) are much larger than  $1/\omega$  at very high frequency ( $\omega$ ). Similar behaviour was observed by several dielectric materials<sup>1,15</sup>.

Figure 4 shows the dependence of *ac* electrical conductivity ( $\sigma_{ac}$ ) on frequency.  $\sigma_{ac}$  is independent of frequency upto about 100 kHz and thereafter, increases sharply.  $\sigma_{ac}$  depends on dielectric loss as observed in Fig. 4 and its inset. Dielectric loss decreases with increasing frequency and accordingly the value of  $\sigma_{ac}$  increases. This result is found to be in agreement with the literature<sup>15</sup>, where it is suggested that the increase in *ac* conductivity with increasing frequency is attributed to the series resistance effect<sup>30</sup>.

Figure 5(a) and (b) show the frequency dependent changes in the real ( $M'$ ) and imaginary ( $M''$ ) components of the electric modulus of the Al/Al<sub>2</sub>O<sub>3</sub>/p-Si (MOS) structure at room temperature. The  $M'$  and  $M''$  components of the electric modulus increase with increasing frequency. The values of both are close to zero at low frequencies. It is clear that at high frequencies the period ( $T$ ) is very much lower than the lifetime ( $\tau$ ) of interface states. Therefore, the interface states ( $N_{ss}$ ) cannot follow an *ac* signal at these frequencies and the electrical modulus reaches the maximum value corresponding to  $M_{\infty} = 1/\epsilon_{\infty}$  due to the relaxation. Similar studies have been reported in literature<sup>15,24,25</sup>.

#### 4 Conclusions

The voltage and frequency dependence of dielectric properties of Al/Al<sub>2</sub>O<sub>3</sub>/p-Si structure prepared by ALD has been studied in the wide range of frequency from 50 kHz to 1 MHz at room temperature. Experimental results verified that the values of  $\epsilon'$ ,  $\epsilon''$  and  $\tan \delta$  decrease with increasing frequency. The *ac* conductivity and the electric modulus values increase with increasing frequency for each bias voltage. The observed high values of  $\epsilon'$  and  $\epsilon''$  at low frequencies are attributed to conductivity which are directly related to the increase in the mobility of localized charge carriers at interface states. Also charges in the interface states can easily follow the *ac* signal at low frequencies and yield an excess capacitance. This depends on the relaxation time of the interface states and the frequency of *ac* signal. Series resistance of the structure decreases with increasing frequency. It is concluded that the electrical and dielectric properties of Al/Al<sub>2</sub>O<sub>3</sub>/p-Si structure depend on frequency, dielectric layer thickness, the density of interface states and series resistance. The same parameters cause the deviation from the ideal behaviour of the dielectric characteristics of atomic layer deposited Al<sub>2</sub>O<sub>3</sub>.

### Acknowledgement

This work was supported by Kerala State Council for Science Technology and Environment through a research project. One of the authors (AP) acknowledges the research fellowship by Department of Science and Technology (DST), New Delhi.

### References

- 1 Nicollian E H & Brews J R, *Metal-Oxide Semicon Phys & Tech*, Wiley, New York, (1982).
- 2 Sze S M & Kwok K N, *Phys of Semicon*, Wiley, NJ, (2007).
- 3 Glu A Tataro, Altindal S & Ul M M B Ulb, *Microelectron Eng*, 81 (2005) 140.
- 4 Urk F Parlakt, Altindal S, Glu A Tataro, Parlak M & Agasiev A, *Microelectron Eng*, 85, (2008) 81.
- 5 Glu A Tataro & Altindal S, *Microelectron Eng*, 83 (2006) 582.
- 6 Glu A Tataro, *Microelectron Eng*, 83 (2006) 2551.
- 7 Dokme Ilbilge, Altindal S & Gokcen Muharrem, *Microelectron Eng*, 85 (2008) 1910.
- 8 Gokcen M & Altuntas H, *Physica B*, 404, (2009) 4221.
- 9 Puurunen Riikka L, *J Appl Phys*, 97, (2005) 121301.
- 10 Hemmen J J Van, *J of the Electrochemical Soc*, 54 (2007) 165.
- 11 Houssa Michel, *High-K Gate Dielectrics*, IOP publishing, (2007).
- 12 Kern W, *Semicond Cleaning Tech*, Noyes, New York, (1993).
- 13 Philip Anu & Kumar Rajeev, *Bull Mater Sci*, 33 (2010) 97.
- 14 Philip Anu, Issac Johnney & Kumar K Rajeev, *J of Instrum Soc of India*, 40 (2010) 311.
- 15 Pakma O, Serin N, Serin T & Altindal S, *J Appl Phys*, 104 (2008) 014501.
- 16 Werner J H, *Metallization & Metal Semicond Interface*, Plenum, New York, (1989).
- 17 Symth Cc P, *Dielectric Behaviour & Structure*, McGraw-Hill, New York, (1955).
- 18 Daniel V V, *Dielectric Relaxation*, Academic, London, (1967).
- 19 Popescu M & Bunget I, *Phys of Solid Dielectrics*, Elsevier, Amsterdam, (1984).
- 20 Chelkowski A, *Dielectric Phys*, Elsevier, Amsterdam, (1980).
- 21 Mattsson M S, Niklasson G A, Forsgren K & Harsta A, *J Appl Phys*, 85 (1999) 2185.
- 22 Pissis P & Kyritsis A, *Solid State Ion*, 97 (1997) 105.
- 23 Prabakar K, Narayandass S K & Mangalaraj D, *Phys Status Solidi*, 199 (2003) 507.
- 24 Sattar A A & Rahman S A, *Phys Status Solidi*, 200 (2003) 415.
- 25 Crum N G Mc, Read B E & Williams G, *Anelastic & Dielectric Effects in Polymeric Solids*, Wiley, London, (1967).
- 26 Chattopadhyay P & Raychaudhuri B, *Solid State Electron*, 36 (1993) 605.
- 27 Glu B Tataro, Altindal S & Glu A Tataro, *Microelectron Eng*, 83 (2006) 2021.
- 28 Glu A Tataro, *Microelectron Eng*, 83 (2006) 2551.
- 29 Afandiyeva I M, Okme I D, Altindal S, Ul M M B Ulb & Glu A Tataro, *Microelectron Eng*, 85 (2008) 247.
- 30 Fanggao C, Saunders G A, Lampson E F, Hampton R N, Carini G, Marco G D & Lanza M, *J Appl Polym Sci*, 34 (1996) 425.